

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/749,130	12/30/2003	Alessia Pavan	2110-99-3	3296	
		00 09/26/2007 CKSON, HALEY LLP		EXAMINER	
155 - 108TH AVENUE NE			MOVVA, AMAR		
SUITE 350 BELLEVUE. V	VA 98004-5973		ART UNIT	PAPER NUMBER	
,		•	2891		
			<u> </u>		
			MAIL DATE	DELIVERY MODE	
			09/26/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	,	Application No.	Applicant(s)		
		10/749,130	PAVAN ET AL.		
	Office Action Summary	Examiner	Art Unit		
		Amar Movva	2891		
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the c	correspondence address		
A SH WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Operiod for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).		
Status			*		
1)⊠	Responsive to communication(s) filed on 13 Au	ugust 2007.			
2a)[_	This action is FINAL . 2b)⊠ This action is non-final.				
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is				
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.		
Disposit	ion of Claims				
4)⊠	Claim(s) <u>1-6,15-26 and 31-38</u> is/are pending in	the application.			
	4a) Of the above claim(s) is/are withdraw	wn from consideration.			
	Claim(s) is/are allowed.				
	Claim(s) <u>1-6,15-26 and 31-38</u> is/are rejected.				
	Claim(s) is/are objected to.	r election requirement			
ال(٥	Claim(s) are subject to restriction and/or	r election requirement.			
Applicat	ion Papers				
9)□	The specification is objected to by the Examine	r.			
10)[The drawing(s) filed on is/are: a) acce	epted or b) \square objected to by the I	Examiner.		
	Applicant may not request that any objection to the				
44	Replacement drawing sheet(s) including the correct				
11)[]	The oath or declaration is objected to by the Ex	aminer. Note the attached Oπice	Action or form P10-152.		
Priority (under 35 U.S.C. § 119				
	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents	s have been received.			
	3. Copies of the certified copies of the prior	• •			
	application from the International Bureau		· ·		
* 5	See the attached detailed Office action for a list	of the certified copies not receive	ed.		
Attachmen		<u>_</u>			
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail Da			
3) 🔲 Infor	mation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date	5) Notice of Informal P			

Art Unit: 2891

DETAILED ACTION

PLEASE NOTE: A new examiner, Amar Movva, has been assigned to this case.

Applicant is advised to note the revised contact information in the Conclusion section of this office action.

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-5,15-20,21-26, and 31-38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tanimoto '630 in view of Liu '063.
 - a. Regarding claims 1-5,15, and 35:
 - i. Tanimoto discloses a non-volatile memory cell integrated on a semiconductor substrate and comprising: a floating gate transistor including a source region and a drain region (206,207, fig. 4a-5d), a gate region (fig. 4a-5d) projecting from the substrate and comprised between said source and drain regions, said gate region having a predetermined length and width and comprising a first floating gate region (105, fig. 4a-5d) and a control gate region (109, fig. 4a-5d), wherein said floating gate region is insulated laterally, along a direction orthogonal to a plane including the floating gate, source, and drain regions, by a dielectric layer (102,106, fig. 4a-5d). The floating gate regions are covered by a another

Art Unit: 2891

dielectric layer (107, fig. 4a-5d) before being insulated from each other through said dielectric layer. The dielectric layer is bounded between said floating gate regions (fig. 4a-5d). A memory cell matrix formed on a semiconductor substrate comprising a plurality the non-volatile memory cells organized in rows and columns (fig. 3, 4a-5d), each cell in a given row being coupled to a corresponding word line, the cell matrix being wherein adjacent memory cells being coupled to a same word line of said memory cell matrix are insulated from each other by the dielectric layer (fig. 3, 4a-5d). The dielectric layer completely fills a space between adjacent memory cells coupled to the same word line (fig. 4a-5d). Tanimoto, however, does not expressly disclose that the dielectric layer is a low-k silicon oxide layer doped with fluorine.

- ii. Liu discloses a non-volatile memory cell wherein floating gates are are separated laterally via a low-k silicon oxide doped with fluorine (48/42, fig. 8a-9b, lines 27-33, col. 6).
- iii. It would have been obvious to one of ordinary skill in the art at the time of the invention to have used Liu's low-k silicon oxide layer doped with fluorine in Tanimoto's dielectric layer.
- iv. The motivation to do so would have been to reduce capacitive coupling between the respective floating gates (lines 27-33, col. 6 of Liu).
- b. Regarding claims 16-24, 31-34 and 36-38;

Art Unit: 2891

i. Tanimoto a memory-cell structure/ memory device formed on a semiconductor substrate (101, fig. 4a-5d), the memory-cell structure comprising a plurality of non-volatile memory cells arranged in rows and columns and formed on the semiconductor substrate (fig. 3,4a-5d), each memory cell in a respective row being coupled to a corresponding word line (109, fig. 4a-5d) and each memory cell including a floating gate region (fig. 3,4a-5d), the memory-cell structure including an insulating region (102,106, fig. 4a-5d) formed between adjacent floating gate regions of the memory cells in a row that are coupled to the same word line. Another dielectric layer (107, fig. 4a-5d) formed on the floating gate regions. Each memory cell further comprises a control gate (109, fig. 4a-5d) region capacitively coupled to the floating gate region through another dielectric layer, and wherein the control gate regions of memory cells in respective rows are electrically interconnected (fig. 4a-5d). Each memory cell comprises a FLASH memory cell (fig. 4a-5d) in the FLASH memory device. Tanimoto, however, does not expressly disclose that the dielectric layer is a low-k silicon oxide layer doped with fluorine.

ii. Liu discloses a non-volatile memory cell wherein floating gates are are separated laterally via a low-k silicon oxide doped with fluorine (48/42, fig. 8a-9b, lines 27-33, col. 6).

Page 5

Application/Control Number: 10/749,130

Art Unit: 2891

iii. It would have been obvious to one of ordinary skill in the art at the time of the invention to have used Liu's low-k silicon oxide layer doped with fluorine in Tanimoto's dielectric layer.

- iv. The motivation to do so would have been to reduce capacitive coupling between the respective floating gates (lines 27-33, col. 6 of Liu).
- 2. Claims 1 and 6 rejected under 35 U.S.C. 103(a) as being unpatentable over Tanimoto '630 in view of Ahn '132.
 - b. Tanimoto discloses a non-volatile memory cell integrated on a semiconductor substrate and comprising: a floating gate transistor including a source region and a drain region (206,207, fig. 4a-5d), a gate region (fig. 4a-5d) projecting from the substrate and comprised between said source and drain regions, said gate region having a predetermined length and width and comprising a first floating gate region (105, fig. 4a-5d) and a control gate region (109, fig. 4a-5d), wherein said floating gate region is insulated laterally, along a direction orthogonal to a plane including the floating gate, source, and drain regions, by a dielectric layer (102,106, fig. 4a-5d). Tanimoto, however, does not expressly disclose that the dielectric layer is a low-k carbon oxide alkyl layer.
 - c. Ahn discloses a semiconductor device wherein the gate is insulated laterally from other gates via a low-k carbon oxide alkyl layer (140, fig. 3,[0019[0020]).

Art Unit: 2891

d. It would have been obvious to one of ordinary skill in the art at the time of the invention to have used Ahn's low-k carbon oxide alkyl layer in Tanimoto's dielectric layer.

- e. The motivation to do so would have been to reduce capacitive coupling between the respective floating gates (lines 27-33, col. 6 of Liu).
- 3. Claims 25 and 26 rejected under 35 U.S.C. 103(a) as being unpatentable over Tanimoto '630/Liu '063.
 - a. Tanimoto/Liu discloses the device of claim 24 and that the memory device is a FLASH memory device with FLASH memory cells. Tanimoto/Liu, however, does not expressly disclose that the electronic system has a computer system.
 - b. It was conventional in the industry at the time of the invention to make electronic systems with memory devices placed in computer systems. Therefore it would have been obvious for the electronic system to have had a computer system in order to make use of the memory cell.

Response to Arguments

2. Applicant's arguments have been considered but are moot in view of the new ground(s) of rejection.

Application/Control Number: 10/749,130

Art Unit: 2891

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Amar Movva whose telephone number is 571-272-9009. The examiner can normally be reached on 7:30 AM - 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bradley Baumeister can be reached on 571-272-1722. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Amar Movva Examiner Art Unit 2891

am

SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800